PCF8566<br>Universal LCD driver for low multiplex rates<br>Rev. 07 - 25 February 2009<br>Product data sheet

## 1. General description

The PCF8566 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 24 segments and can easily be cascaded for larger LCD applications. The PCF8566 is compatible with most microprocessors or microcontrollers and communicates via a two-line bidirectional ${ }^{2} \mathrm{C}$-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).
2. Features

■ Single-chip LCD controller/driver

- 24 segment drives:
- Up to twelve 7-segment numeric characters including decimal pointer
- Up to six 14 -segment alphanumeric characters
- Any graphics of up to 96 elements
- Versatile blinking modes
- No external components required (even in multiple device applications)
- Selectable backplane drive configuration: static or 2, 3, 4 backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$ or $1 / 3$

■ Internal LCD bias generation with voltage-follower buffers

- $24 \times 4$-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- LCD and logic supplies may be separated
- 2.5 V to 6 V power supply range
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- ${ }^{2} \mathrm{C}$-bus interface
- TTL and CMOS compatible
- Compatible with any 4, 8 or 16-bit microprocessor or microcontroller

■ May be cascaded for large LCD applications (up to 1536 segments possible)
■ Cascadable with 40 -segment LCD driver PCF8576C

- Optimized pinning for plane wiring in both and multiple PCF8566 applications
- Space-saving 40-lead plastic very small outline package (VSO40; SOT158-1)
- Manufactured in silicon gate CMOS process


## 3. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |
| :--- | :--- | :--- | :--- |
|  | Name | Description | Version |
| PCF8566P | DIP40 | plastic dual in-line package; 40 leads (600 mil) | SOT129-1 |
| PCF8566T | VSO40 | plastic very small outline package; 40 leads | SOT158-1 |
| PCF8566TS[1] | VSO40 | plastic very small outline package; 40 leads | SOT158-1 |
| PCF8566U $[\underline{[2]}$ | PCF8566U | wire bond die; 40 bonding pads; <br> $2.5 \times 2.91 \times 0.381 \mathrm{~mm}$ | PCF8566U |

[1] Dark-green version.
[2] Chip in tray for chip on board.

## 4. Marking

Table 2. Marking codes

| Type number | Marking code |
| :--- | :--- |
| PCF8566P | PCF8566P |
| PCF8566T | PCF8566T |
| PCF8566TS | PCF8566TS |
| PCF8566U | PC8566-1 |

## 5. Block diagram



Fig 1. Block diagram of PCF8566

## 6. Pinning information

### 6.1 Pinning

| SDA 1 | $\bigcirc$ | 40 |
| :---: | :---: | :---: |
| SCL 2 |  | 39 |
| $\overline{\text { SYNC }} 3$ |  | 38 |
| CLK 4 |  | 37 |
| $V_{D D} 5$ |  | 36 |
| OSC 6 |  | 35 |
| A0 7 |  | 34 |
| A1 8 |  | 33 |
| A2 9 |  | 32 |
| SAO 10 |  | 31 |
| $V_{\text {SS }} 11$ | PCF8566 | 30 |
| $\mathrm{V}_{\text {LCD }} 12$ |  | 29 |
| BP0 13 |  | 28 |
| BP2 14 |  | 27 |
| BP1 15 |  | 26 |
| BP3 16 |  | 25 |
| S0 17 |  | 24 |
| S1 18 |  | 23 |
| S2 19 |  | 22 |
| S3 20 |  | 21 |

Fig 2. Pin configuration for PCF8566

|  | ¢ | क | $¢$ | 囚 | あ | ® | ふ | $\bar{\infty}$ | ¢ | ¢0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  |
|  |  |  |  |  |  |  |  |  |  | 15 | BP1 |
| S9 | 26 |  |  |  |  |  |  |  |  | 14 | BP2 |
| S10 | 27 |  |  |  |  |  |  |  |  | 13 | BP0 |
| S11 | 28 |  |  |  |  |  |  |  |  | 12 | VLCD |
| S12 | 29 |  |  |  |  |  |  |  |  |  |  |
| S13 | 30 |  |  |  |  |  |  |  |  | 11 | $\mathrm{V}_{\text {SS }}$ |
| S14 | 31 |  |  |  |  |  |  |  |  | 10 | SAO |
| S15 | 32 |  |  |  |  |  |  |  |  | 9 | A2 |
| S16 | 33 |  |  |  |  |  |  |  |  | 8 | A1 |
| S17 | 34 |  |  |  |  |  |  |  |  | 7 | A0 |
| S18 | 35 |  |  |  |  |  |  |  |  | 6 | OSC |
|  | 36 | 37 | 38 | 39 | 40 | 1 | 2 | 3 | 4 | 5 |  |
|  | $\frac{\sigma}{\infty}$ | ®ిల్ర | $\bar{\infty}$ | $\underset{\sim}{\sim}$ | N | 得 | U | $\mid \underset{\omega}{0}$ | さِ | $\bigcirc$ | mbh783 |

Fig 3．Pin configuration for PCF8566U

## 6．2 Pin description

Table 3．Pin description

| Symbol | Pin | Description |
| :---: | :---: | :---: |
| SDA | 1 | ${ }^{2} \mathrm{C}$－bus data input and output |
| SCL | 2 | $\mathrm{I}^{2} \mathrm{C}$－bus clock input and output |
| SYNC | 3 | cascade synchronization input and output |
| CLK | 4 | external clock input and output |
| $V_{\text {DD }}$ | 5 | positive supply voltage ${ }^{[1]}$ |
| OSC | 6 | oscillator select |
| A0 | 7 | $1^{2} \mathrm{C}$－bus subaddress inputs |
| A1 | 8 |  |
| A2 | 9 |  |
| SAO | 10 | $1^{2} \mathrm{C}$－bus slave address bit 0 input |
| $\mathrm{V}_{\text {SS }}$ | 11 | logic ground |
| $V_{\text {LCD }}$ | 12 | LCD supply voltage |

Table 3. Pin description ...continued

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| BP0 | 13 | LCD backplane outputs |
| BP2 | 14 |  |
| BP1 | 15 |  |
| BP3 | 16 |  |
| S0 to S23 | 17 to 40 | LCD segment outputs |

[1] The substrate (rear side of the die) is wired to $\mathrm{V}_{\mathrm{DD}}$ but should not be electrically connected.

## 7. Functional description

The PCF8566 is a versatile peripheral device designed to interface any microprocessor or microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to 4 backplanes and up to 24 segments.

The display configurations possible with the PCF8566 depend on the number of active backplane outputs required. Display configuration selection is shown in Table 4. All of the display configurations given in Table 4 can be implemented in the typical system shown in Figure 4.

The host microprocessor or microcontroller maintains the 2 -line $\mathrm{I}^{2} \mathrm{C}$-bus communication channel with the PCF8566.

Biasing voltages for the multiplexed LCD waveforms are generated internally, removing the need for an external bias generator. The internal oscillator is selected by connecting pin OSC to $\mathrm{V}_{\text {Ss }}$. The only other connections required to complete the system are the power supplies (pins $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{LCD}}$ ) and the LCD panel selected for the application.

Table 4. Display configurations

| Backplanes | Elements | 7-segment numeric |  | 14-segment numeric |  | Dot matrix |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Digits | Indicator <br> symbols | Characters | Indicator <br> symbols |  |
| 4 | 96 | 12 | 12 | 6 | 12 | $96(4 \times 24)$ |
| 3 | 72 | 9 | 9 | 4 | 16 | $72(3 \times 24)$ |
| 2 | 48 | 6 | 6 | 3 | 6 | $48(2 \times 24)$ |
| 1 | 24 | 3 | 3 | 1 | 10 | 24 |



Fig 4. Typical system configuration

### 7.1 Power-on reset

At power-on the PCF8566 resets to the following starting conditions:

- All backplane outputs are set to $\mathrm{V}_{\mathrm{DD}}$
- All segment outputs are set to $\mathrm{V}_{\mathrm{DD}}$
- Drive mode 1:4 multiplex with $1 / 3$ bias is selected
- Blinking is switched off
- Input and output bank selectors are reset (as defined in Table 8)
- The $\mathrm{I}^{2} \mathrm{C}$-bus interface is initialized
- The data pointer and the subaddress counter are cleared

Do not transfer data on the $\mathrm{I}^{2} \mathrm{C}$-bus after a power-on for at least 1 ms to allow the reset action to complete.

### 7.2 LCD bias generator

The full-scale LCD voltage ( $\mathrm{V}_{\text {oper }}$ ) is obtained from $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$. The LCD voltage may be temperature compensated externally through the $V_{\text {LCD }}$ supply to pin 12.

Fractional LCD biasing voltages are obtained from an internal voltage divider comprising three series resistors connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LCD}}$. The center resistor can be switched out of the circuit to provide a $1 / 2$ bias voltage level for the $1: 2$ multiplex configuration.

### 7.3 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by mode-set commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D), are given in Table 5.

Table 5. Preferred LCD drive modes: summary of characteristics

| LCD drive mode | Number of: |  | LCD bias configuration | $\frac{V_{\text {off }(R M S)}}{V_{L C D}}$ | $\frac{V_{o n(R M S)}}{V_{L C D}}$ | $D=\frac{V_{o n(R M S)}}{V_{o f f(R M S)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Backplanes | Bias levels |  |  |  |  |
| static | 1 | 2 | static | 0 | 1 | $\infty$ |
| 1:2 multiplex | 2 | 3 | 1/2 | 0.354 | 0.791 | 2.236 |
| 1:2 multiplex | 2 | 4 | 1/3 | 0.333 | 0.745 | 2.236 |
| 1:3 multiplex | 3 | 4 | 1/3 | 0.333 | 0.638 | 1.915 |
| 1:4 multiplex | 4 | 4 | 1/3 | 0.333 | 0.577 | 1.732 |

A practical value for $\mathrm{V}_{\mathrm{LCD}}$ is determined by equating $\mathrm{V}_{\text {off( } \mathrm{RMS})}$ with a defined LCD threshold voltage ( $\mathrm{V}_{\text {th }}$ ), typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode a suitable choice is $\mathrm{V}_{\mathrm{LCD}}>3 \mathrm{~V}_{\text {th }}$.

Multiplex drive modes of $1: 3$ and $1: 4$ with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smaller.
Bias is calculated by $\frac{1}{1+a}$, where the values for a are

$$
\begin{aligned}
& a=1 \text { for } 1 / 2 \text { bias } \\
& a=2 \text { for } 1 / 3 \text { bias }
\end{aligned}
$$

The RMS on-state voltage $\left(\mathrm{V}_{\text {on(RMS }}\right)$ for the LCD is calculated with the equation

$$
\begin{equation*}
V_{o n(R M S)}=V_{L C D} \sqrt{\frac{\frac{1}{n}+\left[(n-1) \times\left(\frac{1}{1+a}\right)\right]^{2}}{n}} \tag{1}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{LCD}}$ is the resultant voltage at the LCD segment and where the values for n are

$$
\begin{aligned}
& \mathrm{n}=1 \text { for static mode } \\
& \mathrm{n}=2 \text { for } 1: 2 \text { multiplex } \\
& \mathrm{n}=3 \text { for } 1: 3 \text { multiplex } \\
& \mathrm{n}=4 \text { for } 1: 4 \text { multiplex }
\end{aligned}
$$

The RMS off-state voltage $\left(\mathrm{V}_{\text {off }(\mathrm{RMS})}\right)$ for the LCD is calculated with the equation:

$$
\begin{equation*}
V_{o f f(R M S)}=V_{L C D} \sqrt{\frac{a^{2}-(2 a+n)}{n \times(1+a)^{2}}} \tag{2}
\end{equation*}
$$

Discrimination is the ratio of $\mathrm{V}_{\text {on(RMS) }}$ to $\mathrm{V}_{\text {off(RMS) }}$ and is determined from the equation:

$$
\begin{equation*}
\frac{V_{o n(R M S)}}{V_{o f f(R M S)}}=\sqrt{\frac{(a+1)^{2}+(n-1)}{(a-1)^{2}+(n-1)}} \tag{3}
\end{equation*}
$$

Using Equation 3, the discrimination for an LCD drive mode of

- $1: 3$ multiplex with $1 / 2$ bias is $\sqrt{3}=1.732$
- $1: 4$ multiplex with $1 / 2$ bias is $\frac{\sqrt{21}}{3}=1.528$

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage $\mathrm{V}_{\mathrm{LCD}}$ as follows:

- $1: 3$ multiplex ( $1 / 2$ bias): $V_{L C D}=\sqrt{6} \times V_{o f f(R M S)}=2.449 V_{\text {off }(R M S)}$
- $1: 4$ multiplex ( $1 / 2$ bias): $V_{L C D}=\left[\frac{(4 \times \sqrt{3})}{3}\right]=2.309 V_{o f f(R M S)}$

These compare with $V_{L C D}=3 V_{\text {off (RMS) }}$ when $1 / 3$ bias is used.
It should be noted that $\mathrm{V}_{\mathrm{LCD}}$ is sometimes referred as the LCD operating voltage.

### 7.4 LCD drive mode waveforms

### 7.4.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Figure 5.

state 20 V
$-\mathrm{V}_{\mathrm{LCD}}-$
(b) Resultant waveforms at LCD segment.
mg1745

$$
\begin{aligned}
& \mathrm{V}_{\text {state } 1}(\mathrm{t})=\mathrm{V}_{\text {Sn }}(\mathrm{t})-\mathrm{V}_{\mathrm{BPO}}(\mathrm{t}) . \\
& \mathrm{V}_{\text {on }(\text { RMS })}=\mathrm{V}_{\text {LCD }} . \\
& \mathrm{V}_{\text {state2 }}(\mathrm{t})=\mathrm{V}_{\text {Sn+1 }}(\mathrm{t})-\mathrm{V}_{\text {BPo }}(\mathrm{t}) . \\
& \mathrm{V}_{\text {off( } \mathrm{RMS})}=0 \mathrm{~V} .
\end{aligned}
$$

Fig 5. Static drive mode waveforms

### 7.4.2 1:2 Multiplex drive mode

When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF8566 allows the use of $1 / 2$ bias or $1 / 3$ bias (see Figure 6 and Figure 7).


$$
\begin{aligned}
\mathrm{V}_{\text {state1 } 1}(\mathrm{t}) & =\mathrm{V}_{\mathrm{Sn}}(\mathrm{t})-\mathrm{V}_{\mathrm{BPO} 0}(\mathrm{t}) . \\
\mathrm{V}_{\text {on }(\mathrm{RMS})} & =0.791 \mathrm{~V}_{\mathrm{LCD}} . \\
\mathrm{V}_{\text {state2 }}(\mathrm{t}) & =\mathrm{V}_{\mathrm{Sn}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 1}(\mathrm{t}) . \\
\mathrm{V}_{\text {off( } \mathrm{RMS})} & =0.354 \mathrm{~V}_{\mathrm{LCD}}
\end{aligned}
$$

Fig 6. Waveforms for the 1:2 multiplex drive mode with $1 / 2$ bias


Fig 7. Waveforms for the 1:2 multiplex drive mode with $1 / 3$ bias

### 7.4.3 1:3 Multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies as shown in Figure 8.


Fig 8. Waveforms for the $1: 3$ multiplex drive mode with $1 / 3$ bias

### 7.4.4 1:4 multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in Figure 9.


Fig 9. Waveforms for the $1: 4$ multiplex mode with $1 / 3$ bias

| PCF8566_7 |  | © NXP B.V. 2009. All rights reserved. |
| :--- | :--- | :--- |
| Product data sheet | Rev. $07-25$ February 2009 | 14 of 48 |

### 7.5 Oscillator

The internal logic and the LCD drive signals of the PCF8566 are timed by the frequency $f_{\mathrm{clk}}$, which equals either the built-in oscillator frequency $\mathrm{f}_{\mathrm{osc}}$ or the external clock frequency $\mathrm{f}_{\mathrm{Clk}}(\mathrm{ext})$.

The clock frequency ( $\mathrm{f}_{\mathrm{clk}}$ ) determines the LCD frame frequency ( $\mathrm{f}_{\mathrm{fr}}$ ) and the maximum rate for data reception from the $\mathrm{I}^{2} \mathrm{C}$-bus. To allow $\mathrm{I}^{2} \mathrm{C}$-bus transmissions at their maximum data rate of $100 \mathrm{kHz}, \mathrm{f}_{\mathrm{clk}}$ should be chosen to be above 125 kHz .

### 7.5.1 Internal clock

The internal oscillator is enabled by connecting pin OSC to pin $V_{S S}$. In this case, the output from pin CLK is the clock signal for any cascaded PCF8566s or PCF8576s in the system.

### 7.5.2 External clock

Connecting pin OSC to $\mathrm{V}_{\mathrm{DD}}$ enables an external clock source. Pin CLK then becomes the external clock input.

Remark: A clock signal must always be supplied to the device. Removing the clock, freezes the LCD in a DC state.

### 7.6 Timing

The timing of the PCF8566 sequences the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal ( $\overline{\mathrm{SYNC}}$ ) maintains the correct timing relationship between the PCF8566s in the system. The timing also generates the LCD frame frequency which is derived as an integer division of the clock frequency (see Table 6). The frame frequency is set by the mode set commands when an internal clock is used or by the frequency applied to the pin CLK when an external clock is used.

Table 6. LCD frame frequencies [1]

| PCF8566 mode | Frame frequency | Nominal frame frequency (Hz) |
| :--- | :--- | :--- |
| normal mode | $f_{f r}=\frac{f_{c l k}}{2880}$ | $69 \underline{[2]}$ |
| power saving mode | $f_{f r}=\frac{f_{c l k}}{480}$ | $65 \underline{[3]}$ |

[1] The possible values for $f_{\text {clk }}$ see Table 20.
[2] For $f_{\text {clk }}=200 \mathrm{kHz}$.
[3] For $\mathrm{f}_{\mathrm{clk}}=31 \mathrm{kHz}$.
The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation.

The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus. When a device is unable to process a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the $\mathrm{I}^{2} \mathrm{C}$-bus but no data loss occurs

### 7.7 Display register

The display register holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display register, the LCD segment outputs and one column of the display RAM.

### 7.8 Shift register

The shift register transfers display information from the display RAM to the display register while previous data is displayed.

### 7.9 Segment outputs

The LCD drive section includes 24 segment outputs S 0 to S 23 which must be connected directly to the LCD. The segment output signals are generated based on the multiplexed backplane signals and with data resident in the display register. When less than 24 segment outputs are required, the unused segment outputs should be left open-circuit.

### 7.10 Backplane outputs

The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane output signals are generated based on the selected LCD drive mode.

- In 1:4 multiplex drive mode: BP0 to BP3 must be connected directly to the LCD.

If less than four backplane outputs are required the unused outputs can be left as an open-circuit.

- In 1:3 multiplex drive mode: BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities.
- In 1:2 multiplex drive mode: BP0 and BP2, BP1 and BP3 respectively carry the same signals and can also be paired to increase the drive capabilities.
- In static drive mode: the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.


### 7.11 Display RAM

The display RAM is a static $24 \times 4$-bit RAM which stores LCD data. Logic 1 in the RAM bit map indicates the on-state of the corresponding LCD segment; similarly, logic 0 indicates the off-state. There is a direct relationship between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM row corresponds to the 24 segments operated with respect to backplane BPO (see Figure 10). In multiplexed LCD applications, the segment data of rows 1 to 4 of the display RAM are time-multiplexed with BP0, BP1, BP2 and BP3 respectively.

```
display RAM addresses (columns)/segment outputs (S)
```



```
Fig 10. Display RAM bit map showing the direct relationship between display RAM addresses and segment outputs and between bits in a RAM word and backplane outputs
```

When display data is transmitted to the PCF8566 the display bytes received are stored in the display RAM based on the selected LCD drive mode. An example of a 7-segment numeric display illustrating the storage order for all drive modes is shown in Figure 11. The RAM storage organization applies equally to other LCD types.

The following applies to Figure 11:

- Static drive mode: the eight transmitted data bits are placed in row 0 to eight successive display RAM addresses.
- 1:2 multiplex drive mode: the eight transmitted data bits are placed in row 0 and 1 to four successive display RAM addresses.
- $1: 3$ multiplex drive mode: the eight transmitted data bits are placed in row 0,1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit can, if necessary, be controlled by an additional transfer to this address but avoid overriding adjacent data because always full bytes are transmitted.
- 1:4 multiplex drive mode: the eight transmitted data bits are placed in row $0,1,2$ and 3 to two successive display RAM addresses.


### 7.12 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the load data pointer command (see Table 13). After this, the data byte is stored starting at the display RAM address indicated by the data pointer (see Figure 11). Once each byte is stored, the data pointer is automatically incremented based on the selected LCD configuration.

The contents of the data pointer are incremented as follows:

- In static drive mode by eight.
- In 1:2 multiplex drive mode by four.
- In 1:3 multiplex drive mode by three.
- In 1:4 multiplex drive mode by two.

If an $\mathrm{I}^{2} \mathrm{C}$-bus data access terminates early, the state of the data pointer is unknown. Consequently, the data pointer must be rewritten prior to further RAM accesses.


### 7.13 Sub-address counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter match with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the device select command (see Table 14 and Table 21). If the contents of the subaddress counter and the hardware subaddress do not match then data storage is blocked but the data pointer will be incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8566 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1:3 multiplex mode).

### 7.14 Output bank selector

The output bank selector (see Table 15), selects one of the four bits per display RAM address for transfer to the display register. The actual bit selected depends on the LCD drive mode in operation and on the instant in the multiplex sequence.

- In 1:4 multiplex mode: all RAM addresses of bit 0 are selected, followed sequentially by the contents of bit 1 , bit 2 and then bit 3.
- In 1:3 multiplex mode: bits 0,1 and 2 are selected sequentially.
- In 1:2 multiplex mode: bits 0 and 1 are selected.
- In the static mode: bit 0 is selected.

The PCF8566 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank select command may request the contents of bit 2 to be selected for display instead of the contents of bit 0 . In 1:2 multiplex drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 . This enables preparation of display information in an alternative bank and the ability to switch to it once it has been assembled.

### 7.15 Input bank selector

The input bank selector loads display data into the display RAM based on the selected LCD drive configuration. Using the bank select command, display data can be loaded in bit 2 into static drive mode or in bits 2 and 3 into 1:2 multiplex drive mode. The input bank selector functions independently of the output bank selector.

### 7.16 Blinker

The display blinking capabilities of the PCF8566 are very versatile. The whole display can be blinked at frequencies selected by the blink command. The blinking frequencies are integer fractions of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating (see Table 7).

Table 7. Blink frequencies

| Blinking mode | Normal operating <br> mode ratio | Power saving mode <br> ratio | Blink frequency |
| :--- | :--- | :--- | :--- |
| off | - | - | blinking off |
| 1 | $f_{\text {blink }}=\frac{f_{c l k}}{92160}$ | $f_{\text {blink }}=\frac{f_{e l k}}{15360}$ | 2 Hz |
| 2 | $f_{\text {blink }}=\frac{f_{c l k}}{184320}$ | $f_{\text {blink }}=\frac{f_{c l k}}{30720}$ | 1 Hz |
| 3 | $f_{\text {blink }}=\frac{f_{c l k}}{368640}$ | $f_{\text {blink }}=\frac{f_{c l k}}{61440}$ | 0.5 Hz |

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1:2 multiplex drive modes and can be implemented without any communication overheads. Using the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the blink select command.

In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display needs to be blinked at a frequency other than the nominal blinking frequency, this can be done using the mode set command to set and reset the display enable bit E at the required rate (see Table 9).

## 8. Basic architecture

### 8.1 Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $I^{2} \mathrm{C}$-bus provides bidirectional, two-line communication between different IC or modules. The two lines are a Serial Data line (SDA) and a Serial Clock Line (SCL). When connected to the output stages of a device, both lines must be connected to a positive supply via a pull-up resistor. Data transfer is initiated only when the bus is not busy.

### 8.1.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse. Changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Figure 12.


Fig 12. Bit transfer

### 8.1.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW change of the data line, while the clock is HIGH, is defined as the START condition (S).
A LOW-to-HIGH change of the data line, while the clock is HIGH, is defined as the STOP condition (P). The START and STOP conditions are illustrated in Figure 13.


Fig 13. Definition of START and STOP conditions

### 8.1.2 System configuration

A device generating a message is a transmitter and a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves. The system configuration is illustrated in Figure 14.


Fig 14. System configuration

### 8.1.3 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. (See Figure 15).

Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus is illustrated in

- A slave receiver which is addressed must generate an acknowledge after the reception of each byte.
- A master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the master receiver must leave the data line HIGH during the 9th pulse to not acknowledge. The master will now generate a STOP condition.


Fig 15. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

### 8.1.4 PCF8566 $\mathrm{I}^{2} \mathrm{C}$-bus controller

The PCF8566 acts as an $I^{2} \mathrm{C}$-bus slave receiver. It does not initiate $\mathrm{I}^{2} \mathrm{C}$-bus transfers or transmit data to an $\mathrm{I}^{2} \mathrm{C}$-bus master receiver. The only data output from the PCF8566 are the acknowledge signals of the selected devices. Device selection depends on the $1^{2} \mathrm{C}$-bus slave address, the transferred command data and the hardware subaddress.

In single device application, the hardware subaddress inputs A0, A1 and A2 are normally tied to $\mathrm{V}_{\mathrm{SS}}$ which defines the hardware subaddress 0 . In multiple device applications A0, A1 and A2 are tied to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ using a binary coding scheme so that no two devices with a common $\mathrm{I}^{2} \mathrm{C}$-bus slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8566 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8566 forces the SCL line LOW until its internal operations are completed. This is known as the clock synchronization feature of the $\mathrm{I}^{2} \mathrm{C}$-bus and serves to slow down fast transmitters. Data loss does not occur.

### 8.1.5 Input filter

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### 8.2 I²C-bus protocol

Two $I^{2} \mathrm{C}$-bus 7 bit slave addresses ( 0111110 and 0111111 ) are reserved for the PCF8566. The least significant bit after the slave address is bit $R / \bar{W}$. The PCF8566 is a write-only device. It will not respond to a read access, so this bit should always be logic 0 . The second bit of the slave address is defined by the level tied at input SAO.


Fig 16. Slave address structure
Two displays controlled by PCF8566 can be recognized on the same $\mathrm{I}^{2} \mathrm{C}$-bus which allows:

- Up to 16 PCF8566s on the same $\mathrm{I}^{2} \mathrm{C}$-bus for very large LCD applications (see Section 13)
- The use of two types of LCD multiplex on the same $\mathrm{I}^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus protocol is shown in Figure 17. The sequence is initiated with a START condition (S) from the $\mathrm{I}^{2} \mathrm{C}$-bus master which is followed by one of the PCF8566 slave addresses. All PCF8566s with the same SA0 level acknowledge in parallel to the slave address. All PCF8566s with the alternative SA0 level ignore the whole $\mathrm{I}^{2} \mathrm{C}$-bus transfer.

After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8566s. The last command byte is tagged with a cleared most significant bit, the continuation bit C . The command bytes are also acknowledged by all addressed PCF8566s on the bus.

After the last command byte, a series of display data bytes ( n ) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8566 device.

The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8566. After the last display byte, the $\mathrm{I}^{2} \mathrm{C}$-bus master issues a STOP condition (P).


PCF8566_7

### 8.3 Command decoder

The command decoder identifies command bytes that arrive on the $\mathrm{I}^{2} \mathrm{C}$-bus. All available commands carry a continuation bit C in their most significant bit position as shown in Figure 18. When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates that the command byte is the last in the transfer. Further bytes will be regarded as display data.

The five commands available to the PCF8566 are defined in Table 8.

(1) $\mathrm{C}=0$; last command.
(2) $\mathrm{C}=1$; commands continue.

Fig 18. General format of byte command

Table 8. Definition of PCF8566 commands

| Command | Opcode |  |  |  |  |  |  |  | Reference | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| Mode set | C | 1 | 0 | LP | E | B | M1 | M0 | Section 8.3.1 | defines LCD drive mode, LCD bias configuration, display status and power dissipation mode |
| Load data pointer | C | 0 | 0 | P4 | P3 | P2 | P1 | P0 | Section 8.3.2 | data pointer to define one of 24 display RAM addresses |
| Device select | C | 1 | 1 | 0 | 0 | A2 | A1 | A0 | Section 8.3.3 | define one of eight hardware subaddresses |
| Bank select | C | 1 | 1 | 1 | 1 | 0 | 1 | 0 | Section 8.3.4 | bit I: defines input bank selection (storage of arriving display data); bit O: defines output bank selection (retrieval of LCD display data) |
| Blink | C | 1 | 1 | 1 | 0 | A | BF1 | BFO | Section 8.3.5 | defines the blink frequency and blink mode |

### 8.3.1 Mode set command

Table 9. LCD drive mode command bit description

| LCD drive mode | Bit |  |  |
| :--- | :--- | :--- | :--- |
| Drive mode | Backplane | M1 | M0 |
| static | BP0 | 0 | 1 |
| $1: 2$ | BP0, BP1 | 1 | 0 |
| $1: 3$ | BP0, BP1. BP2 | 1 | 1 |
| $1: 4$ | BP0, BP1. BP2, BP3 | 0 | 0 |

Table 10. LCD bias configuration command bit description

| LCD bias | Bit B |
| :--- | :--- |
| $1 / 3$ bias | 0 |
| $1 / 2$ bias | 1 |

Table 11. Display status command bit description[1]

| Display status | Bit E |
| :--- | :--- |
| disabled (blank) | 0 |
| enabled | 1 |

[1] The possibility to disable the display allows implementation of blinking under external control.

Table 12. Power dissipation mode command bit description

| Display status | Bit LP |
| :--- | :--- |
| normal mode | 0 |
| power saving mode | 1 |

### 8.3.2 Load data pointer command

Table 13. Load data pointer command bit description

| Description | Bit |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 5 bit binary value, 0 to 23 | P4 | P3 | P2 | P1 | P0 |

### 8.3.3 Device select command

Table 14. Device select command bit description

| Description | Bit |  |  |
| :--- | :--- | :--- | :--- |
| 3 bit binary value, 0 to 7 | A2 | A1 | A0 |

### 8.3.4 Bank select command

Table 15. Bank select command[1]

| Bank | Mode |  | Bit | Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Static | 1:2 MUX |  |  |
| Input bank |  |  |  |  |
|  | RAM bit 0 | RAM bits 0 and 1 | 1 | 0 |
|  | RAM bit 2 | RAM bits 2 and 3 |  | 1 |
| Output bank |  |  |  |  |
|  | RAM bit 0 | RAM bits 0 and 1 | 0 | 0 |
|  | RAM bit 2 | RAM bits 2 and 3 |  | 1 |

[1] The bank select command has no effect in 1:3 or 1:4 multiplex drive modes.

### 8.3.5 Blink command

Table 16. Blink frequency command bit description

| Blink frequency | Bit |  |
| :--- | :--- | :--- |
|  | BF1 | BF0 |
| off | 0 | 0 |
| 1 | 0 | 1 |
| 2 | 1 | 0 |
| 3 | 1 | 1 |

Table 17. Blink mode command bit description

| Blink mode | Bit A |
| :--- | :--- |
| Normal blinking | 0 |
| Alternate RAM bank blinking | 1 |

### 8.4 Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8566 and coordinates their effects. The controller also loads display data into the display RAM as required by the storage order.

## 9. Internal circuitry



Fig 19. Device protection diagram

## 10. Limiting values

## CAUTION

Static voltages across the liquid crystal display can build up when the LCD supply voltage $\left(V_{L C D}\right)$ is on while the IC supply voltage $\left(V_{D D}\right)$ is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts, $\mathrm{V}_{\mathrm{LCD}}$ and $\mathrm{V}_{\mathrm{DD}}$ must be applied or removed together.

Table 18. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | supply voltage |  |  | -0.5 | 7.0 | V |
| $V_{\text {LCD }}$ | LCD supply voltage |  | [1] | -0.5 | 7.0 | V |
| $V_{\text {I }}$ | input voltage | on each of the pins SCL, SDA, A0 to A2, OSC, CLK, SYNC and SAO |  | -0.5 | 7.0 | V |
| $\mathrm{V}_{\mathrm{O}}$ | output voltage | on each of the pins S0 to S23 and BP0 to BP3 | [1] | -0.5 | 7.0 | V |
| 1 | input current |  |  | -20 | +20 | mA |
| 10 | output current |  |  | -25 | +25 | mA |
| IDD | supply current |  |  | -50 | +50 | mA |
| Iss | ground supply current |  |  | -50 | +50 | mA |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{LCD})}$ | LCD supply current |  |  | -50 | +50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | per package |  | - | 400 | mW |
| $\mathrm{P}_{0}$ | output power |  |  | - | 100 | mW |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | [2] | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {esd }}$ | electrostatic discharge voltage | HBM | [3] | - | $\pm 2000$ | V |
|  |  | MM | [4] | - | $\pm 200$ | V |
| $l_{\text {lu }}$ | latch-up current |  | [5] | - | 100 | mA |

[1] Values with respect to $\mathrm{V}_{\mathrm{DD}}$.
[2] According to the NXP store and transport conditions (document SNW-SQ-623) the devices have to be stored at a temperature of $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ and a humidity of $25 \%$ to $75 \%$.
[3] Pass level; Human Body Model (HBM) according to JESD22-A114.
[4] Pass level; Machine Model (MM), according to JESD22-A115.
[5] Pass level; latch-up testing, according to JESD78.

## 11. Static characteristics

Table 19. Static characteristics
$V_{S S}=0 \mathrm{~V} ; V_{D D}=2.5 \mathrm{~V}$ to $6.0 \mathrm{~V} ; V_{L C D}=V_{D D}-2.5 \mathrm{~V}$ to $V_{D D}-6.0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  |  | 2.5 | - | 6.0 | V |
| $V_{\text {LCD }}$ | LCD supply voltage |  |  | $V_{D D}-6.0$ | - | $V_{D D}-2.5$ | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current: | $\mathrm{f}_{\text {clk }}=200 \mathrm{kHz}$ | [1] | - | 30 | 90 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{DD}(\mathrm{p})}$ | low-power mode supply current | $\mathrm{V}_{\mathrm{DD}}=3.5 \mathrm{~V}$; <br> $\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; <br> $\mathrm{f}_{\mathrm{clk}}=35 \mathrm{kHz}$; <br> A0 to A2 tied to <br> $\mathrm{V}_{\mathrm{SS}}$ | [1] | - | 15 | 40 | $\mu \mathrm{A}$ |
| Logic |  |  |  |  |  |  |  |
| $V_{i}$ | input voltage |  |  | $V_{S S}-0.5$ | - | $V_{D D}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  |  | $V_{S S}$ | - | $0.3 V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $\mathrm{l}_{\text {OL }}$ | LOW-level output current | on pins CLK and SYNC; $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  | -1 | - | - | mA |
| l L | leakage current | on pins SAO, CLK, OSC, A0 to A2; $V_{I}=V_{D D}$ or $V_{S S}$ |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}_{\text {(CLK }}$ | HIGH-level output current on pin CLK | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  | - | - | +1 | mA |
| $\mathrm{I}_{\mathrm{pd}}$ | pull-down current | on pins OSC and <br> A0 to A2; $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ $V_{D D}=5.0 \mathrm{~V}$ |  | 15 | 50 | 150 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PU }}$ | pull-up resistance | on pin SYNC |  | 15 | 25 | 60 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage |  | [2] | - | 1.3 | 2 | V |
| $\mathrm{C}_{1}$ | input capacitance |  | [3] | - | - | 7 | pF |
| ${ }^{12} \mathrm{C}$-bus; pins SDA and SCL |  |  |  |  |  |  |  |
| $V_{i}$ | input voltage |  |  | $V_{S S}-0.5$ | - | 6 | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  |  | $V_{S S}$ | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| IL | leakage current | $V_{\text {I }}=V_{\text {DD }}$ or $\mathrm{V}_{S S}$ |  | -1 | 0 | +1 | $\mu \mathrm{A}$ |
| loL | LOW-level output current | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  | -3 | - | - | mA |
| $\mathrm{Cl}_{1}$ | input capacitance |  | [3] | - | - | 7 | pF |
| $\mathrm{t}_{\mathrm{w} \text { (spike) }}$ | spike pulse width | on bus |  | - | - | 100 | ns |

Table 19. Static characteristics ...continued
$V_{S S}=0 \mathrm{~V} ; V_{D D}=2.5 \mathrm{~V}$ to $6.0 \mathrm{~V} ; V_{L C D}=V_{D D}-2.5 \mathrm{~V}$ to $V_{D D}-6.0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD outputs |  |  |  |  |  |  |
| $V_{B P}$ | voltage on pin BP | BP0 to BP3; $\mathrm{C}_{\mathrm{bpl}}=35 \mathrm{nF}$ | - | $\pm 20$ | - | mV |
| $\mathrm{V}_{\text {S }}$ | voltage on pin S | S0 to S23; $\mathrm{C}_{\mathrm{sgm}}=5 \mathrm{nF}$ | - | $\pm 20$ | - | mV |
| $\mathrm{Z}_{0}$ | output impedance | on pin BPO to BP3; [4] $V_{L C D}=V_{D D}-5 V$ | - | 1 | 5 | $\mathrm{k} \Omega$ |
|  |  | on pin S0 to S23; [4] $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ | - | 3 | 7 | $\mathrm{k} \Omega$ |

[1] Outputs open; inputs at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$; external clock with $50 \%$ duty factor; $\mathrm{I}^{2} \mathrm{C}$-bus inactive.
[2] Resets all logic when $V_{D D}<V_{P O R}$.
[3] Periodically sampled, not 100 \% tested.
[4] Outputs measured one at a time.

### 11.1 Typical supply current characteristics



Fig 20. Normal mode


$$
\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V} ; \mathrm{f}_{\mathrm{Clk}(\mathrm{ext})}=35 \mathrm{kHz}
$$

Fig 21. Low power mode

### 11.2 Typical LCD output characteristics



Fig 22. Backplane output impedance BP0 to BP3 ( $\mathrm{R}_{\mathrm{BP}}$ )
Fig 23. Segment output impedance S 0 to $\mathbf{S} 23\left(\mathrm{R}_{\mathrm{S}}\right)$

## 12. Dynamic characteristics

Table 20. Dynamic characteristics
$V_{S S}=0 \mathrm{~V} ; V_{D D}=2.5 \mathrm{~V}$ to $6.0 \mathrm{~V} ; V_{L C D}=V_{D D}-2.5 \mathrm{~V}$ to $V_{D D}-6.0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. [1]

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Clock |  |  |  |  |  |  |  |
| $f_{\text {clk }}$ | clock frequency | normal mode; <br> $V_{D D}=5 \mathrm{~V}$ | $\underline{[2]}$ | 125 | 200 | 315 | kHz |
|  |  | power saving mode; <br> $\mathrm{V}_{\mathrm{DD}}=3.5 \mathrm{~V}$ | 21 | 31 | 48 | kHz |  |
|  |  |  |  |  |  |  |  |


| $\mathrm{t}_{\text {clk( }} \mathrm{H}^{\text {( }}$ | HIGH-level clock time |  | 1 | - | - | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{clk}(\mathrm{L})}$ | LOW-level clock time |  | 1 | - |  | $\mu \mathrm{s}$ |
| $t_{\text {PD (SYNC_N) }}$ | SYNC propagation delay |  | - | - | 400 | ns |
| $\mathrm{t}_{\text {SYNC_NL }}$ | SYNC LOW time |  | 1 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {PD (drv) }}$ | driver propagation delay | with test loads; $V_{L C D}=V_{D D}-5 V$ | - | - | 30 | $\mu \mathrm{s}$ |

$\mathrm{I}^{2} \mathrm{C}$-bus

| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition | 4.7 | - | - | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | hold time (repeated) START condition | 4.0 | - | - | $\mu \mathrm{s}$ |
| tow | low period of the SCL clock | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | high period of the SCL clock | 4.0 | - | - | $\mu \mathrm{s}$ |
| ${ }_{\text {tsu;STA }}$ | set-up time for a repeated START condition | 4.7 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {HD ; DAT }}$ | data hold time | 0 | - | - | ns |
| $\mathrm{t}_{\text {SU; }{ }^{\text {DAT }} \text { }}$ | data set-up time | 250 | - | - | ns |
|  | rise time of both SDA and SCL signals | - | - | 1.0 | $\mu \mathrm{s}$ |
|  | fall time of both SDA and SCL signals | - | - | 300 | ns |
| $\mathrm{t}_{\text {Su; }}$ STO | set-up time for STOP condition | 4.7 | - | - | $\mu \mathrm{s}$ |

[1] All timing values referred to $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels with an input voltage swing of $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.
[2] At $f_{c l k}<125 \mathrm{kHz}, \mathrm{I}^{2} \mathrm{C}$-bus maximum transmission speed is derated.


Fig 24. Driver timing waveforms


## 13. Application information

### 13.1 Cascaded operation

Large display configurations of up to sixteen PCF8566s can be recognized on the same $I^{2}$ C-bus by using the 3 -bit hardware subaddress (A0, A1 and A2) and the programmable ${ }^{2}$ ²-bus slave address (SA0).

Table 21. Addressing cascaded PCF8566

| Cluster | Bit SAO | Pin A2 | Pin A1 | Pin A0 | Device |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 0 | 1 | 1 |
|  |  | 0 | 1 | 0 | 2 |
|  |  | 0 | 1 | 1 | 3 |
|  |  | 1 | 0 | 0 | 4 |
|  |  | 1 | 0 | 1 | 5 |
|  |  | 1 | 1 | 0 | 6 |
|  |  | 1 | 1 | 1 | 7 |
| 2 | 1 | 0 | 0 | 0 | 8 |
|  |  | 0 | 0 | 1 | 9 |
|  |  | 0 | 1 | 0 | 10 |
|  |  | 0 | 1 | 1 | 11 |
|  |  | 1 | 0 | 0 | 12 |
|  |  | 1 | 0 | 1 | 13 |
|  |  | 1 | 1 | 0 | 14 |
|  |  | 1 | 1 | 1 | 15 |

Cascaded PCF8566s are synchronized. They can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8566s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (see Figure 26).


Fig 26. Cascaded PCF8566 configuration
The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8566s. This synchronization is guaranteed after the power-on reset. The only time that $\overline{\text { SYNC }}$ is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments or by defining a multiplex mode when PCF8566s with differing SAO levels are cascaded).
$\overline{\text { SYNC }}$ is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8566 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. If synchronization in the cascade is lost, it is restored by the first PCF8566 to assert $\overline{\text { SYNC. The timing relationship between the backplane waveforms and the SYNC signal }}$ for the various drive modes of the PCF8566 are shown in Figure 27.


Fig 27. Synchronization of the cascade for the various PCF8566 drive modes

Single plane wiring of packaged PCF8566s is illustrated in Figure 28.


Fig 28. Single plane wiring of packaged PCF8566s

## 14. Package outline

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\underset{\max .}{A}$ | A1 min. | $\mathrm{A}_{2}$ max. | b | $\mathrm{b}_{1}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathrm{M}_{\mathrm{H}}$ | w | $\underset{\max }{\mathbf{Z}^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.7 | 0.51 | 4 | $\begin{aligned} & 1.70 \\ & 1.14 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 52.5 \\ & 51.5 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.7 \end{aligned}$ | 2.54 | 15.24 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 15.80 \\ & 15.24 \end{aligned}$ | $\begin{aligned} & 17.42 \\ & 15.90 \end{aligned}$ | 0.254 | 2.25 |
| inches | 0.19 | 0.02 | 0.16 | $\begin{aligned} & 0.067 \\ & 0.045 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 2.067 \\ & 2.028 \end{aligned}$ | $\begin{aligned} & 0.56 \\ & 0.54 \end{aligned}$ | 0.1 | 0.6 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.62 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.69 \\ & 0.63 \end{aligned}$ | 0.01 | 0.089 |

Note

1. Plastic or metal protrusions of 0.25 mm ( 0.01 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |

Fig 29. Package outline SOT129-1 (DIP40)


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.7 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.42 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & 0.22 \\ & 0.14 \end{aligned}$ | $\begin{aligned} & \hline 15.6 \\ & 15.2 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.5 \end{aligned}$ | 0.762 | $\begin{aligned} & \hline 12.3 \\ & 11.8 \end{aligned}$ | 2.25 | $\begin{aligned} & 1.7 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.15 \\ & 1.05 \end{aligned}$ | 0.2 | 0.1 | 0.1 | $\begin{aligned} & 0.6 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 7^{0} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.11 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.017 \\ & 0.012 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.0087 \\ 0.0055 \end{array}$ | $\begin{aligned} & 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.03 | $\begin{aligned} & 0.48 \\ & 0.46 \end{aligned}$ | 0.089 | $\begin{aligned} & 0.067 \\ & 0.059 \end{aligned}$ | $\begin{aligned} & 0.045 \\ & 0.041 \end{aligned}$ | 0.008 | 0.004 | 0.004 | $\begin{aligned} & 0.024 \\ & 0.012 \end{aligned}$ |  |

Notes

1. Plastic or metal protrusions of 0.4 mm ( 0.016 inch ) maximum per side are not included.
2. Plastic interlead protrusions of $0.25 \mathrm{~mm}(0.01 \mathrm{inch})$ maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |

Fig 30. Package outline SOT158-1 (VSO40)

## 15. Bare die outline



DIMENSIONS (mm are the original dimensions)

| UNIT |  | A | D | E | e | $\mathrm{P}_{1}{ }^{(1)}$ | $\mathrm{P}_{2}{ }^{(2)}$ | $\mathrm{P}_{3}{ }^{(1)}$ | $\mathrm{P}_{4}{ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | max | 0.406 |  |  | 0.548 |  |  |  |  |
|  | nom | 0.381 0.356 | 2.5 | 2.91 | 0.200 | 0.12 | 0.106 | 0.12 | 0.106 |

Notes

1. Pad size
2. Passivation opening

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| PCF8566U |  |  |  |  | $08-06-19$ |  |
|  |  |  |  |  |  |  |

Fig 31. Bare die outline PCF8566U

Table 22. Bonding pad description
All x/y coordinates represent the position of the center of each pad with respect to the center ( $x / y=0$ ) of the chip (see Figure 31).

| Symbol | Pad | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) | Description |
| :---: | :---: | :---: | :---: | :---: |
| SDA | 1 | 200 | -1235 | $\mathrm{I}^{2} \mathrm{C}$-bus data input / output |
| SCL | 2 | 400 | -1235 | $1^{2} \mathrm{C}$-bus clock input / output |
| SYNC | 3 | 604 | -1235 | cascade synchronization input / output |
| CLK | 4 | 856 | -1235 | external clock input / output |
| $V_{D D}$ | 5 | 1062 | -1235 | supply voltage |
| OSC | 6 | 1080 | -1235 | oscillator select |
| A0 | 7 | 1080 | -825 | ${ }^{2} \mathrm{C}$-bus subaddress input |
| A1 | 8 | 1080 | -625 |  |
| A2 | 9 | 1080 | -425 |  |
| SAO | 10 | 1080 | -225 | $1^{2} \mathrm{C}$-bus slave address bit 0 input |
| $\mathrm{V}_{\text {SS }}$ | 11 | 1080 | -25 | logic ground |
| V LCD | 12 | 1080 | 347 | LCD supply voltage |
| BP0 | 13 | 1080 | 547 | LCD backplane output |
| BP2 | 14 | 1080 | 747 |  |
| BP1 | 15 | 1080 | 947 |  |
| BP3 | 16 | 1074 | 1235 |  |
| S0 | 17 | 874 | 1235 | LCD segment output |
| S1 | 18 | 674 | 1235 |  |
| S2 | 19 | 474 | 1235 |  |
| S3 | 20 | 274 | 1235 |  |
| S4 | 21 | -274 | 1235 |  |
| S5 | 22 | -474 | 1235 |  |
| S6 | 23 | -674 | 1235 |  |
| S7 | 24 | -874 | 1235 |  |
| S8 | 25 | -1074 | 1235 |  |
| S9 | 26 | -1080 | 765 |  |
| S10 | 27 | -1080 | 565 |  |
| S11 | 28 | -1080 | 365 |  |
| S12 | 29 | -1080 | 165 |  |
| S13 | 30 | -1080 | -35 |  |
| S14 | 31 | -1080 | -235 |  |
| S15 | 32 | -1080 | -435 |  |
| S16 | 33 | -1080 | -635 |  |
| S17 | 34 | -1080 | -835 |  |
| S18 | 35 | -1080 | -1035 |  |
| S19 | 36 | -1056 | -1235 |  |
| S20 | 37 | -830 | -1235 |  |

Table 22. Bonding pad description
All x/y coordinates represent the position of the center of each pad with respect to the center ( $x / y=0$ ) of the chip (see Figure 31).

| Symbol | Pad | $\mathbf{X}(\mu \mathbf{m})$ | $\mathbf{Y}(\mu \mathrm{m})$ | Description |
| :--- | :--- | :--- | :--- | :--- |
| S21 | 38 | -630 | -1235 |  |
| S22 | 39 | -430 | -1235 |  |
| S23 | 40 | -230 | -1235 |  |



Table 23. Alignment marks

| Symbol | $\mathbf{X}(\mu \mathrm{m})$ | $\mathbf{Y}(\mu \mathrm{m})$ |
| :--- | :--- | :--- |
| C1 | 1100 | 1090 |
| C2 | 325 | -625 |
| F | -790 | 700 |

## 16. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent standards.

## 17. Packing information

Tray information for the PCF8566U is shown in Figure 33, Figure 35 and Table 24.


Fig 33. Tray details


Table 24. Tray dimensions

| Symbol | Description | Value |
| :--- | :--- | :--- |
| A | pocket pitch; $x$ direction | 4.43 mm |
| B | pocket pitch; $y$ direction | 4.43 mm |
| C | pocket width; $x$ direction | 3.04 mm |
| D | pocket width; $y$ direction | 3.04 mm |

Table 24. Tray dimensions ...continued

| Symbol | Description | Value |
| :--- | :--- | :--- |
| E | tray width; $x$ direction | 50.8 mm |
| F | tray width; $y$ direction | 50.8 mm |
| G | cut corner to pocket 1,1 center | 5.47 mm |
| H | cut corner to pocket 1,1 center | 5.47 mm |
| $x$ | number of pockets; $x$ direction | 10 |
| $y$ | number of pockets; $y$ direction | 10 |

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 35) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 25 and 26

Table 25. SnPb eutectic process (from J-STD-020C)

| Package thickness $(\mathbf{m m})$ | Package reflow temperature $\left({ }^{\circ} \mathbf{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathbf{m m}^{\mathbf{3}}\right)$ |  |
|  | $<\mathbf{3 5 0}$ | $\geq \mathbf{3 5 0}$ |
| 2.5 | 235 | 220 |
| 2.5 | 220 | 220 |

Table 26. Lead-free process (from J-STD-020C)

| Package thickness $(\mathbf{m m})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |  |  |
| :--- | :--- | :--- | :---: | :---: |
|  | Volume $\left(\mathbf{m m}^{\mathbf{3}}\right)$ |  |  |  |
|  | $<\mathbf{3 5 0}$ | $\mathbf{3 5 0}$ to $\mathbf{2 0 0 0}$ |  |  |
| $<1.6$ | 260 | 260 |  |  |
| 1.6 to 2.5 | 260 | 250 |  |  |
| $>2.5$ | 250 | 245 |  |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 35.


For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 19. Abbreviations

Table 27. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CMOS | Complementary Metal Oxide Semiconductor |
| DC | Direct Current |
| HBM | Human Body Model |
| I'C $^{2}$ | Inter-Integrated Circuit |
| IC | Integrated Circuit |
| LCD | Liquid Crystal Display |
| MM | Machine Model |
| MSL | Moisture Sensitivity Level |
| POR | Power-On Reset |
| RC | Resistance and Capacitance |
| RAM | Random Access Memory |
| RMS | Root Mean Square |
| SMD | Surface Mount Device |
| TTL | Transistor-Transistor Logic |

## 20. Revision history

Table 28. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :--- | :--- | :--- | :--- |
| PCF8566_7 | 20090225 | Product data sheet | - | PCF8566_6 |

Modif

- The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.
- Legal texts have been adapted to the new company name where appropriate.
- Added U and TS type
- Added tray information
- Changed values in limiting values table from relative to absolute values
- Changed letter symbols to NXP approved symbols
- Rewritten chapter 7.3

| PCF8566_6 | 19980504 | Product specification | - | PCF8566_5 |
| :--- | :--- | :--- | :--- | :--- |
| PCF8566_5 | 19970402 | Product specification | - | PCF8566_4 |
| PCF8566_4 | 19961203 | Product specification | - | PCF8566_3 |
| PCF8566_3 | 19961029 | Product specification | - | PCF8566_2 |

## 21. Legal information

### 21.1 Data sheet status

| Document status $[\underline{[1][2]}$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 21.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 21.3 Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Bare die - All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and
transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.
NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.
All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$\mathbf{I}^{2} \mathbf{C}$-bus - logo is a trademark of NXP B.V.

## 22. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 23. Contents

1 General description ..... 1
2 Features ..... 19
3 Ordering information ..... 2
4 Marking ..... 2
5 Block diagram3
6 Pinning information4
6.1 Pinning4
6.2 Pin description ..... 5
7 Functional description6
7.1 Power-on reset7
7.2 LCD bias generator ..... 7
7.3 LCD voltage selector ..... 7
7.4 LCD drive mode waveforms ..... 10
7.4.1 Static drive mode ..... 10
7.4.2 1:2 Multiplex drive mode ..... 11
7.4.3 1:3 Multiplex drive mode ..... 13
7.4.4 1:4 multiplex drive mode ..... 14
7.5 Oscillator ..... 15
7.5.1 Internal clock. ..... 15
7.5.2 External clock ..... 15
7.6 Timing ..... 15
7.7 Display register ..... 16
7.8 Shift register ..... 16
7.9 Segment outputs. ..... 16
7.10 Backplane outputs ..... 16
7.11 Display RAM ..... 16
7.12 Data pointer ..... 17
7.13 Sub-address counter ..... 19
7.14 Output bank selector ..... 19
7.15 Input bank selector ..... 19
7.16 Blinker. ..... 19
8 Basic architecture ..... 20
8.1 Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus ..... 20
8.1.1 Bit transfer ..... 20
8.1.1.1 START and STOP conditions ..... 21
8.1.2 System configuration ..... 21
8.1.3 Acknowledge ..... 21
8.1.4 PCF8566 $\mathrm{I}^{2} \mathrm{C}$-bus controller ..... 22
8.1.5 Input filter ..... 22
$8.2 \quad{ }^{2} \mathrm{C}$-bus protocol ..... 22
8.3 Command decoder ..... 24
8.3.1 Mode set command ..... 24
8.3.2 Load data pointer command ..... 25
8.3.3 Device select command ..... 25
8.3.4 Bank select command ..... 25
8.3.5 Blink command ..... 26
8.4 Display controller ..... 26
9 Internal circuitry ..... 26
10
Limiting values ..... 27
Static characteristics ..... 28
11.1
Typical supply current characteristics. ..... 29
11.2 Typical LCD output characteristics ..... 30
12 ..... 31
13 Application information ..... 3313.1 Cascaded operation.
14Package outline3315 Bare die outline3716 Handling information3917 Packing information41
18Soldering of SMD packages4118.1 Introduction to soldering.4318.2 Wave and reflow soldering4318.3 Wave soldering4318.4 Reflow soldering4419 Abbreviations4420 Revision history4521 Legal information46
4721.1 Data sheet status
47
21.2 Definitions ..... 4721.3 Disclaimers
4721.4 Trademarks
47
22 Contact information ..... 47
23 Contents ..... 48

